=========================================================================

\* Design Summary \*

=========================================================================

Top Level Output File Name : PC.ngc

Primitive and Black Box Usage:

------------------------------

# FlipFlops/Latches : 32

# FD : 32

# Clock Buffers : 1

# BUFGP : 1

# IO Buffers : 64

# IBUF : 32

# OBUF : 32

Device utilization summary:

---------------------------

Selected Device : 6slx9tqg144-3

Slice Logic Utilization:

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 0

Number with an unused Flip Flop: 0 out of 0

Number with an unused LUT: 0 out of 0

Number of fully used LUT-FF pairs: 0 out of 0

Number of unique control sets: 1

IO Utilization:

Number of IOs: 65

Number of bonded IOBs: 65 out of 102 63%

IOB Flip Flops/Latches: 32

Specific Feature Utilization:

Number of BUFG/BUFGCTRLs: 1 out of 16 6%

---------------------------

Partition Resource Summary:

---------------------------

No Partitions were found in this design.

---------------------------

=========================================================================

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

------------------

-----------------------------------+------------------------+-------+

Clock Signal | Clock buffer(FF name) | Load |

-----------------------------------+------------------------+-------+

clk | BUFGP | 32 |

-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:

----------------------------------------

No asynchronous control signals found in this design

Timing Summary:

---------------

Speed Grade: -3

Minimum period: No path found

Minimum input arrival time before clock: 1.903ns

Maximum output required time after clock: 3.597ns

Maximum combinational path delay: No path found

Timing Details:

---------------

All values displayed in nanoseconds (ns)

=========================================================================

Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'

Total number of paths / destination ports: 32 / 32

-------------------------------------------------------------------------

Offset: 1.903ns (Levels of Logic = 1)

Source: in<0> (PAD)

Destination: out\_0 (FF)

Destination Clock: clk rising

Data Path: in<0> to out\_0

Gate Net

Cell:in->out fanout Delay Delay Logical Name (Net Name)

---------------------------------------- ------------

IBUF:I->O 1 1.222 0.579 in\_0\_IBUF (in\_0\_IBUF)

FD:D 0.102 out\_0

----------------------------------------

Total 1.903ns (1.324ns logic, 0.579ns route)

(69.6% logic, 30.4% route)

=========================================================================

Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'

Total number of paths / destination ports: 32 / 32

-------------------------------------------------------------------------

Offset: 3.597ns (Levels of Logic = 1)

Source: out\_31 (FF)

Destination: out<31> (PAD)

Source Clock: clk rising

Data Path: out\_31 to out<31>

Gate Net

Cell:in->out fanout Delay Delay Logical Name (Net Name)

---------------------------------------- ------------

FD:C->Q 1 0.447 0.579 out\_31 (out\_31)

OBUF:I->O 2.571 out\_31\_OBUF (out<31>)

----------------------------------------

Total 3.597ns (3.018ns logic, 0.579ns route)

(83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:

--------------------------

=========================================================================

Total REAL time to Xst completion: 6.00 secs

Total CPU time to Xst completion: 5.70 secs

-->

Total memory usage is 4506952 kilobytes

Number of errors : 0 ( 0 filtered)

Number of warnings : 0 ( 0 filtered)

Number of infos : 0 ( 0 filtered)